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Electrostatic confinement in semiconductors provides a flexible platform for the emulation of interacting
electrons in a two-dimensional lattice, including in the presence of gauge fields. This combination offers the
potential to realize a wide host of quantum phases. Capacitance spectroscopy provides a technique that
allows to directly probe the density of states of such two-dimensional electron systems. Here we present a
measurement and fabrication scheme that builds on capacitance spectroscopy and allows for the independent
control of density and periodic potential strength imposed on a two-dimensional electron gas. We characterize
disorder levels and (in)homogeneity and develop and optimize different gating strategies at length scales where
interactions are expected to be strong. A continuation of these ideas might see to fruition the emulation of
interaction-driven Mott transitions or Hofstadter butterfly physics.
I. INTRODUCTION
Artificial lattice structures have the potential for re-
alizing a host of distinct quantum phases1. Of these,
the inherent length scale of optical platforms allows for
a clean emulation of quantum mechanical band physics,
but also means interactions are weak and going be-
yond a single-particle picture is difficult2,3. For elec-
tronic implementations in solid-state, interactions can be
made non-perturbatively strong, potentially leading to a
host of emergent phenomena. An example is shown in
graphene superlattices, where not only Hofstadters but-
terfly physics4–7 but also interaction-driven and emergent
fractional quantum Hall states in the butterfly appear8.
The ideal platform would host a designer lattice with tun-
able electron density and lattice strength, allowing to em-
ulate band physics for a wide variety of lattice types and
giving access to the strong-interaction limit of correlated
Mott phases9–13. Semiconductor heterostructures with
nano-fabricated gate structures provide this flexibility in
lattice design and operation, yet inherent disorder in the
host materials as well as the short length scales required
make the realization of clean lattices difficult14–16.
In this Letter, we introduce a novel experimental
platform for realizing artificial gate-induced lattices in
semiconductors, based on a capacitance spectroscopy
technique17–19, with the potential to observe both single-
particle band structure physics such as Hofstadter’s but-
terfly and many-body physics such as the interaction
driven Mott insulator transition. We discuss different
gating strategies for imprinting a two-dimensional peri-
odic potential at length scales where interactions are ex-
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pected to be strong, characterize intrinsic disorder levels
and show first measurements of double gate devices.
II. HETEROSTRUCTURE AND CAPACITANCE
SPECTROSCOPY
To host the 2D electron gas (2DEG), we use a GaAs
quantum well with AlGaAs barriers, grown by molecular
beam epitaxy. The substrate contains a highly Si-doped
GaAs layer that acts as a back gate. It is tunnel cou-
pled to the 2DEG through a AlxGa1−xAs tunnel bar-
rier (see Fig. 1a and Table I). There is no doping layer
above the quantum well in order to avoid an important
source of disorder. A metallic top gate is fabricated on
the surface. A variable capacitor forms between the back
and top gates: when an alternating potential difference
is applied between them, electrons tunnel back and forth
between the back gate and the 2DEG, modifying the ca-
pacitance by an amount proportional to the density of
states (DOS) of the 2DEG. The tunnel frequency de-
pends mainly on the thickness and the Al content (x) of
the tunnel barrier. At the limits of zero or infinite DOS,
the system behaves like a simple parallel plate capaci-
tor, described by the distance between top gate and back
gate or top gate and 2DEG, respectively. The capaci-
tance is read out using a bridge design with a reference
capacitor20, where the voltage at the bridge point is kept
constant (Fig. 1b) by changing the amplitude ratio and
phase difference of AC signals applied to each capacitor
(see supplementary material section A for experimental
details).
To impose a periodic potential in the 2DEG, we pat-
tern a metallic gate into a grid shape before making the
top gate. From a capacitance spectroscopy perspective,
this double-gate structure can be made with two differ-
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2ent designs. In the first design, the top gate is separated
from the grid gate by a thick dielectric layer, rendering
its capacitance to the grid gate negligible (a few pF com-
pared to tens of pF). In that case, we can ignore the grid
gate from an AC perspective altogether (Fig. 1c). Al-
ternatively, we can minimize the separation between the
two gate layers, such that the capacitance between the
two top gates (100’s of pF) exceeds the sample capaci-
tance. Here the two gates effectively form a single gate
(Fig. 1d), as seen in AC. We investigate both designs
below, starting with describing the fabrication (limits)
and following with measurements of disorder levels and
imposed potentials.
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FIG. 1. (a) Schematic diagram showing the various layers of
the samples with a single global gate. (b) Bridge set-up for
equilibrium capacitance measurements, where sinusoidal sig-
nals are applied by a waveform generator (WG) on both the
sample back gate and on a reference capacitor of 45 pF. The
relative amplitude and phase difference between these two sig-
nals are adjusted to maintain a constant zero voltage at the
bridge point (red dot), which is amplified in different stages
and read out using a lock-in amplifier. The bridge point is
connected to the grid gate when there is a grid gate present,
and to the top gate otherwise. (c)-(d) Schematic diagrams of
two different two-layer gate geometries, designed to impose a
periodic potential on the 2DEG, comprising either of a de-
posited dielectric (c) or a dielectric obtained by oxidation of
the first metallic layer (d). Dielectric spacer is depicted in
red. The other colors are as in panel (a).
III. GATE DESIGN AND FABRICATION
We distinguish devices with a single global gate
(Fig. 1a) and devices with two layers of gates: a grid
gate and a uniform global gate on top (Fig. 1c-d). The
former will be used to characterize disorder levels in the
next section, whereas the latter allows for the imposition
of a periodic potential. The strength of the imparted pe-
riodic potential depends on the dielectric choice (thick
or thin, compare Fig. 1c,d), gate design, grid gate pitch
and the maximum voltages that can be applied. Grid
gates are made with a pitch of 100 - 200 nm (Fig. 2a-b),
which is mainly limited by the fabrication constraints.
The maximum voltage is determined by the onset of leak-
age through the heterostructure or the accumulation of
charges in the capping layer, and thus depends on het-
erostructure details such as the Al concentration and
layer thicknesses.
The expected imparted potentials at the 2DEG with
typical maximum voltages for both designs are shown
in Fig. 2(c-f) (calculated using COMSOL electrostatic
simulation software). In order to observe a Mott tran-
sition and the corresponding localization of electrons on
individual sites, the periodic potential amplitude must
exceed the local Coulomb repulsion (typically several
meVs)21. For 200 nm grids, both designs show similar
maximum effective periodic potentials, and they should
suffice for the formation of quantum dots. For the 100
nm grids, however, the achievable potentials exceed the
charging energy only when using the overlapping gate de-
sign. For the smaller pitch grid, effective shielding of the
top gate voltage by the grid gate is larger when the top
gate is farther away from the heterostructure. Therefore,
an overlapping gate design is required to go to sufficiently
strong periodic potentials for localization at 100 nm site-
to-site pitch.
Furthermore, we note that screening induced by mobile
charges in the back gate region has both desired and un-
desirable consequences. An intended benefit is that disor-
der from charged impurities or defects in the heterostruc-
ture is partly screened, and the more so the closer to the
back gate the impurities or defects are located13. How-
ever, electron-electron interactions and the gate-voltage
imposed potential modulation itself are partly screened
as well, and more so as the lattice dimension is reduced.
Double gate devices with either a thick (Fig. 1c) or a
thin dielectric (Fig. 1d) between the two gates require
different fabrication processes. Here we discuss the fab-
rication of the active regions in both designs, which have
a size of 200 µm by 200 µm. The detailed information for
all steps in the fabrication is provided in the supplemen-
tary material section B. In both designs, the square grid
metallic gates are fabricated at pitches of 100-200 nm us-
ing electron beam lithography and evaporation of metals
in a standard lift-off process (Fig. 2a-b). In the first de-
sign, both gates are made of Ti/Au(Pd) and separated by
> 200 nm layer of oxide, such as plasma-enhanced chem-
ical vapor deposition grown SiOx or plasma-enhanced
atomic layer deposition grown AlOx. In the second de-
sign, both gates are made of Al, and an oxygen (remote)
plasma oxidation step is used after depositing the first Al
layer to ensure sufficient electrical isolation between the
two layers by transforming part of the Al gate to Alu-
minum oxide22. In this design, we measure resistances
exceeding 1 GΩ over several V.
Because of the fabrication process, there are limits in
the periodicity and homogeneity of the grid gate layer.
We typically find (1) that plaquettes of smaller size than
40 nm x 40 nm will not lift off and that (2) the grain
size of a particular metal determines the narrowest lines
that can be made reliably with liftoff. For the materials
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FIG. 2. (a) Electron micrograph of 100 nm periodic AuPd
and Al grid gate structures for two different gate designs. (b)
Similar, for 200 nm periodic gate structures. (c)-(f) Electro-
static simulations of imparted potential in the 2DEG in both
designs and both gate pitches (100 and 200 nm) using denoted
gate voltages. For (c)-(d), we use a 350 nm SiO2 dielectric
and flat top gate. For (e)-(f), we use a 5 nm spacer dielec-
tric (oxidized Aluminum oxide) separating the two top gates.
Voltages used are roughly the empirical maximum voltage dif-
ference we can set for both designs (see fig 5), Vgrid = −0.45 V
for both. Width of the metal grids are taken as 22 nm and 25
nm for AuPd and Al grids respectively for reasons explained
below.
used here, AuPd and Al, these effects limit the mini-
mum lattice pitch (Fig. 3a). Furthermore, we have an-
alyzed the homogeneity of the lattices by using image
processing techniques to give the statistics of the non-
metal plaquette areas (Fig. 3b). A more relaxed lattice
constant means higher relative homogeneity but this is
not necessarily helpful: it also increases the flux through
a single plaquette when a perpendicular magnetic field is
applied (relevant for Hofstadter butterfly physics, as will
be described below) and it decreases the charging energy,
relevant for Mott interaction physics.
IV. MEASUREMENTS
A. Global gates: disorder levels
In order to assess disorder levels, we first measure the
devices with a single uniform top gate. We measure the
capacitance at frequencies below and above the rate at
which electrons tunnel between the 2DEG and the doped
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FIG. 3. (a) Fraction of surface area covered by the grid gate
as function of lattice size. Black line indicates a grid with
the smallest possible plaquettes allowed by the lift-off pro-
cess, whereas the blue (red) line indicates the percentage of
surface area covered by a grid with metallic lines of 35 nm (22
nm). (b) Variation in relative area of non-metal plaquettes in
the grid gate layer (Ai, see inset) as function of lattice size, as
a measure of fabrication (in)homogeneity. The green dashed
line indicates variations in plaquette area that coincide with
variations of a tenth of a flux quantum at 1 T (see Discus-
sion below). Blue (red) points indicate grid gates made of Al
(AuPd) for both figures.
back gate region as a function of bias voltage (Fig. 4a-b)
and magnetic field. Having measured the capacitance at
low and high frequencies, we calculate the equilibrium
DOS. There are essentially two unknown parameters in
this conversion, namely the distance from top to bottom
gate and the relative location of the 2DEG itself. The
former can be directly inferred from the capacitance at
high frequency, the latter by using either the known ef-
fective mass or the Landau level splitting with magnetic
field as benchmarks (see supplementary material section
C for details on this conversion).
As a magnetic field is turned on, we see the onset of
Landau level formation. For magnetic fields above 2 T,
we observe a splitting between the spin subbands of the
Landau levels which increases with the applied magnetic
field (Fig. 4c). For a given magnetic field, the separation
between the two subbands of any Landau level is signif-
icantly larger than the Zeeman energy with g = -0.44
for bulk electrons in GaAs17. This enhanced Zeeman
splitting is an effect of the Coulomb repulsion between
electrons in the same subband23.
We focus on the low-field data (Fig. 4d) and infer disor-
der levels from the density of states data (Fig. 4e). Gaus-
sian fits to the Landau levels yield typical widths ranging
between 0.4-1 meV at densities above 1011 cm−2, which,
although hard to compare directly to the mobilities re-
ported for transport-based wafers14–16, is comparable to
previously reported values for similar heterostructures24.
The Landau levels themselves (aliased at low fields in
Fig. 4d) become visible above fields of roughly 0.25 T,
corresponding to densities per Landau level of 1.2×1010
cm−2 and cyclotron gaps of 0.43 meV. The Landau level
width did not change when we increased the mixing
chamber temperature from 10 mK to 100 mK or when we
varied the excitation voltage. Furthermore, the Landau
4level width was consistent across fabrication schemes, but
did vary with the wafer used. Therefore, we consider it
a heuristic metric for the achievable disorder levels on a
particular wafer.
We have tried to optimize wafer design to minimize
this disorder, whilst allowing for the imposition of a
periodic potential. All in all, over twenty different
GaAs/AlxGa1−xAs wafers grown by molecular beam epi-
taxy have been used. Growth details of the wafers can
be found in Table I.
The initial wafer (W1) design was based on Dial et.
al.25, and was grown on a conducting substrate. This
simplifies the fabrication of single-gate devices, as an un-
patterned ohmic back gate contact can be directly evapo-
rated on the back side of the wafer, while simple metallic
pads fabricated on the front side can be directly bonded
to and used as a top gate. A double-gate design requires
dedicated bond pads, which would give a sizable contri-
bution to the total capacitance when fabricated directly
on the wafer. The device used for Fig. 5a-b in the main
text, fabricated on one of the first rounds of wafers (W2),
therefore, had bond pads on top of the thick dielectric
separating the two gates. This strategy is not compat-
ible with the second design, where there is no thick di-
electric layer, and also gives a very low wire bonding
yield due to poor adhesion of the dielectric layers on the
GaAs surface. Furthermore, handling both sides of a sub-
strate during fabrication risks contaminating the front
surface, and is particularly suboptimal when detailed fea-
tures (grid gates) are present as well. Subsequent wafers
were therefore grown with a 400-800 nm thin degener-
ately Si doped back gate region that is contacted from
the front side of the wafer, and is etched to form electri-
cally isolated device and bond pad mesas.
We have further tried to optimize the wafer stacks aim-
ing to increase the amplitude of the periodic potential
at the 2DEG and to decrease disorder levels. A stronger
periodic potential can be obtained by either increasing
the maximum possible gate voltage, reducing the separa-
tion between the grid gate and the 2DEG or increasing
the distance between the 2DEG and the back gate. The
latter may also reduce disorder caused by dopant diffu-
sion from the back gate. Increasing the quantum well
thickness is also expected to reduce the effect of disorder
by accommodating more of the electron wave-function
away from the interfaces. Concretely, we have first var-
ied spacer layer thickness (25 and 35 nm) and quantum
well widths (15 and 30 nm). In further attempts to op-
timize the trade-off between the periodic potential that
can be set at a fixed voltage and the maximum voltage
we can apply to the gates before leakage sets in, we varied
the blocking barrier thickness (40, 50, 60 and 70 nm) and
fabricated devices with a thin dielectric layer (see wafers
M1 and W3) added underneath the grid gate. None of
these, however, managed to noticeably increase the max-
imum potential we could impose on the 2DEG, or to de-
crease disorder levels. The strongest effect on disorder
was obtained by changing the aluminum concentration
in the AlxGa1−xAs blocking and tunnel barrier (from
x = 0.31 everywhere to x = 0.36 in the blocking barrier
and x = 0.20 in the tunnel barrier), while slightly in-
creasing the tunnel barrier thickness in order to keep the
tunnel rates roughly the same (see Table I). The mea-
surements shown in Fig. 4 and Fig.s. 5c-d are taken on
this optimized wafer, called M2.
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FIG. 4. (a) Bridge equilibrium phase as function of back gate
bias and measurement frequency. (b) Global gate capacitance
as function of back gate bias and measurement frequency. (c)
Landau fan diagram: device capacitance as function of back
gate bias and magnetic field, showing onset of accumulation,
integer quantum Hall levels and exchange splitting. (d) Zoom
in of Landau fan diagram for low field regime of (c). (e)
Calculated density of states (DOS) from (d), allowing us to
assess disorder from Landau level visibility. The gaps at filling
factors ν = 4 and ν = 8 are indicated. At lower fields, the
small Landau level spacing leads to aliasing in the image.
B. Grid gates: periodic potential strength
For measurements of two-layer gate devices of both de-
signs (Fig. 5), we keep the grid gate potential fixed, given
that it serves as the gate voltage of the first transistor in
the amplification chain, and map out the remaining two
gate voltages over as large a range as possible. Initial
devices of both designs indeed show accumulation as a
function of the two gate voltages (transition from light
grey to blue in Figs. 5a,c). At voltages where we expect
5TABLE I. Heterostructure details.
W1 W2 M1 W3 M2
capping layer GaAs GaAs GaAs GaAs GaAs
10 nm 10 nm 5 nm 10 nm 5 nm
blocking barrier (Al content) 0.316 0.316 0.316 0.315 0.360
60 nm 60 nm 40 nm 60 nm 60 nm
quantum well GaAs GaAs GaAs GaAs GaAs
23 nm 23 nm 23 nm 23 nm 23 nm
tunnel barrier (Al content) 0.316 0.316 0.316 0.315 0.199
13 nm 13 nm 14 nm 14 nm 16 nm
spacer layer GaAs GaAs GaAs GaAs GaAs
25 nm 15 nm 15 nm 15 nm 15 nm
back gate GaAs n++ GaAs n++ GaAs n++ GaAs n++ GaAs n++
800 nm 800 nm 400 nm 400 nm 400 nm
tunneling frequency 1 MHz 200 kHz 2 kHz 30 kHz 100 kHz
at 0T, n ≈ 1011 cm−2
lowest field at which Landau 3 T 0.65 T 0.50 T 0.40 T 0.25 T
levels can be distinguished (at 4 K)
comments n++ doped n++ doped
substrate substrate
a flat periodic potential (close to the center of each panel
in Fig. 5), and for our final set of devices, we can still dis-
tinguish well-defined Landau levels, indicating that the
added fabrication steps themselves do not severely in-
crease the disorder levels (data not shown). This disorder
in the potential landscape also leads to a broadening of
the onset of accumulation, seen in the center of Figs. 5a,c.
For devices of the first design, this broadening increases
as we move away from the center, along the grey-blue
boundary (Fig. 5a). This suggests that we see a gate-
voltage induced spatial variation in the 2DEG potential
that exceeds disorder levels (0.4-1 meV) at low densities.
Based on electrostatic simulations of the strength of the
imposed potential, the gate-voltage induced variation is
indeed expected to exceed the disorder levels (Fig. 2).
The asymmetry between positive and negative top gate
values seen in the data could possibly be explained by
effective disorder levels being smaller when charges ac-
cumulate mainly underneath the grid gate, as compared
to when charges accumulate mainly underneath the di-
electric. Finally, in Fig. 5b we resolve separate lines at
the onset of accumulation for negative top gate voltages.
Even though we expect to see evidence of miniband for-
mation, we do not attribute these splittings to miniband
formation, as they show a much larger periodicity in back
gate voltage than the 6 mV expected from the density of
states calculation (see below).
For devices of the second design, the widening of the
onset of accumulation is less pronounced , but the effect
of gating is seen at finite magnetic fields, where a voltage
difference between the grid and top gate effectively blurs
out the gaps between Landau levels (Fig. 5c-d). This in-
dicates that the imposed local potential variation must be
comparable to or stronger than the Landau level spacing
at 1 T (1.7 meV). We conclude that also for the second
design, the 200 nm periodic potential exceeds disorder
levels.
Increasing further the amplitude of the potential vari-
ation induced by the gates was limited by saturation of
the gating effect. For the first gate design, we find a sat-
uration to the effect of the top gate in gating the 2DEG
at gate voltages exceeding 35 V in absolute value. This
could be a sign of charges building up at interface of
the capping layer and the dielectric, or in the dielectric
itself, which screen the effect of the top gate. This satu-
ration limits the potential we can impose on the 2DEG.
For the second gate design, a maximum voltage differ-
ence of roughly 2 V can be set between the back gate
and the surface gates before leakage starts to occur. As
an attempt to allow for larger gate voltages before leak-
age through the heterostructure occurs, we have tried
the same fabrication but with an additional 5 nm ALD-
grown AlOx dielectric placed underneath the grid gate.
This indeed prevents leakage but the gating effect satu-
rated at the same voltages as where leakage occurred for
devices without this additional dielectric. Therefore, 2 V
was still the maximum voltage we could apply between
the back and surface gates in the second design.
V. DISCUSSION: WHAT TO SEARCH FOR IN FUTURE
DATA
As we have just seen, (i) the periodic potential exceeds
disorder levels. In order to see Hofstadter’s butterfly and
Mott physics, however, we also need to (ii) be able to
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FIG. 5. (a) Capacitance as function of back gate and top
gate voltages for a device with a 200 nm periodic square grid
gate and a 360 nm SiO2 dielectric separating the two gate
layers (see inset and Fig. 3a). (b) Derivative of capacitance
data. (c)-(d) Similar data taken for a device with aluminum
overlapping gates (see inset) at 1 T. Black and white triangles
in (b) and (d) indicate the gate voltages used in Fig. 2 d and
f respectively. The onset of accumulation shows broadening
in (b) whereas Landau levels get blurred out with increasing
top gate voltage in (d)
resolve the induced density of states modulations and
(iii) the lattice potential from the grid itself should be
sufficiently homogeneous. The latter two considerations
will be discussed below, based on the data presented.
Using either gate design we find both gates to influ-
ence the accumulation of charges in the quantum well as
expected, but neither shows clear evidence of a lattice
potential imposed on the 2DEG (Fig. 5). At zero mag-
netic field, a lattice potential would lead to minibands
that manifest as periodic modulations in the density of
states (and capacitance) with a period corresponding to
two electrons per lattice site, or 5×109 cm−2 for a 200
nm square grid. Expressed in mV on the back gate, this
corresponds to a period of 6 mV. Furthermore at finite
magnetic field, Landau levels are expected to show struc-
ture due to Hofstadter butterfly physics15,26, with the
largest gaps expected around k ± 1/4 of a flux quantum
Φ0 threading each lattice plaquette (with k an integer;
Φ0 corresponds to 104 mT for a 200 nm grid). Finally,
a strong enough periodic potential would allow interac-
tion effects to dominate. Miniband gaps are expected to
split as filling starts to occur with a period of one elec-
tron per lattice site, akin to the interaction-driven Mott
transition11. None of these effects are visible in Fig. 5
nor in many detailed targeted scans of magnetic field and
gate voltages on devices with 200 and 100 nm grid gate
periodicity.
If we compare the 5×109 cm−2 density modulations ex-
pected from miniband formation with the 1.2×1010 cm−2
broadening of low-field Landau levels (global gate devices
at high densities, i.e. we do not have evidence that we
can resolve density variations below 1.2×1010 cm−2), it is
reasonable that gaps are not yet seen opening up at den-
sities corresponding to the filling of (pairs of) electrons
on each lattice site. This suggests that either lattice size
or wafer disorder has to be further reduced. As it proves
hard to lift off plaquettes of metal that are smaller than
roughly 40 nm by 40 nm, there is not much room to
reduce lattice dimension further in this particular fab-
rication scheme (Fig. 3a). For 100 nm pitch grids, the
period of the density modulations is expected to be four
times larger, but is still comparable to current best-case
scenario Landau level broadening. As such, reducing in-
trinsic disorder seems necessary. An appropriate goal
would be to make double layer gate devices with Landau
levels that are distinguishable at fields below 100 mT.
The visibility of Hofstadter butterfly gaps depends
not only on the intrinsic disorder in the device, but
also on the inhomogeneity in the plaquette sizes, as this
would entail a different number of flux quanta threading
through different plaquettes. If the size variations from
electron micrographs of our devices translated to identi-
cal size variations in the periodic potential (Fig. 3b), we
should just be able to distinguish the largest gaps15. It is
hard to assess, however, whether this indicator from the
electron micrographs directly correlates to the relevant
physics in the 2DEG.
VI. OUTLOOK
There is room for further optimization of these de-
vices. On the heterostructure side, the distance between
the back gate and the 2DEG can be further increased,
compensating with a decreased Al content in the tunnel
barrier to keep the tunnel rate fixed. Furthermore, part
of the spacer layer can be grown at reduced tempera-
tures, which has been shown to strongly reduce disorder
by limiting the diffusing of Si dopants from the back gate
region24. On the fabrication side, there is still room left
for a modest reduction of the lattice periodicity with the
current lift-off process. Even smaller length scales can be
obtained by switching to dry etching of the grid pattern,
albeit at an unknown impact to wafer disorder levels.
In summary, we have demonstrated a novel platform
intended for the realization of artificial lattices of in-
teracting particles. Although fine tuning the design to
the point where a sufficiently homogeneous and strong
periodic potential can be applied remains to be done,
the quantum Hall data already shows how the strong-
interaction, low-temperature limit can be reached. Such
a platform has potential for studying the interaction-
driven Mott insulator transition11,27 and Hofstadter but-
terfly physics4 with finite interactions, and can be ex-
7tended from the steady-state measurements presented
here to include time-domain measurements of excited
states25.
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A. Capacitance bridge
The capacitance bridge is built on a printed circuit
board (PCB) that is mounted on the 10 mK mixing
chamber stage of a dilution fridge and whose main com-
ponents are the device, the reference capacitor and a high
electron mobility transistor (HEMT, that serves as the
first amplifier). By mounting the HEMT orthogonal to
the PCB surface, we can apply magnetic fields to the
sample without influencing the amplification chain. All
D/C lines on the sample PCB have R/C filters on top of
the filtering in the fridge. A 10 and 40 MΩ resistance is
used to bias the bridge point and top gate in D/C, re-
spectively, and a bias-tee is added to bias the back gate
on top of the measurement signal. The high frequency
lines are not attenuated in the fridge, as we found this
to lead to ground loop issues, but are instead attenuated
on the PCB itself. Measurement excitations are simple
sinusoidal signals that get attenuated to the V level and
are generated using a signal generator at room temper-
ature. The bridge point voltage is amplified further at
0.7 K and at room temperature and measured using a
lock-in.
An iterative scheme is implemented to minimize the
bridge point voltage by updating the amplitude ratio and
phase difference of the two excitations as gate voltages
and applied magnetic field are changed. The excitation
on the sample side is kept constant and the excitation
on the reference capacitor side is updated based on the
secant method. For this, we model the bridge as a linear
system of complex variables: Y = AX + B, where X
is the reference signal, Y is the output from the lock-in,
and A and B are complex numbers. Given two iterations
with reference signals Xi and Xi+1 and respective out-
put values Yi and Yi+1, A and B are calculated as well
as Xi+2 = −B/A, which is subsequently set and Yi+2
measured. As the first two iterations, we take the last
set reference signal as well as a point with a typically
1 % higher amplitude and a tenth of a degree increased
phase. Convergence is reached when the amplitude dif-
ference between the last two reference signals drops be-
low some pre-defined value, typically chosen to be several
parts per thousand of the amplitude itself. The sample
capacitance Csample follows from the reference capacitor
value Cref and the applied amplitude ratio R =
Vref
Vsample
and phase difference δφ = pi + φref − φsample at equilib-
rium: Csample = cos(δφ)RCref .
B. Design and fabrication details
As discussed earlier, several different designs and fab-
rication recipes were used throughout this work to fab-
ricate devices. In the first part, we give some general
information on steps that have been employed for many
of these fabrication runs. Next we describe fabrication
processes of different dielectrics used in the first design to
separate the top and grid gate layers. Finally, we provide
detailed information for a fabrication run of the second
design with overlapping aluminum gates, which serves as
a clear example from which the steps required for fabri-
cating the other devices measured can be deduced.
All lithography steps were performed using electron beam
lithography (Vistec EBPG 5000+ or 5200) at 100kV ac-
celeration voltage. Etching AlxGa1−xAs was done us-
ing diluted Piranha (1:8:240 H2SO4:H2O2:H2O) yielding
etch rates of roughly 4 nm/s. The actual etch rate de-
creases on a timescale of minutes as the H2O2 concen-
tration slowly decreases. Spinning is done at 500 rpm
for 5 seconds and then for 55 seconds at speeds listed
below. Etching SiO2 and AlOx was done using buffered
HF (BOE 1:10) solutions. After either type of wet etch,
devices are rinsed repeatedly in H2O. Adhesion issues for
resists with HF etch times longer than 20 s mean iterative
etching and re-baking is necessary. For the 366 nm AlOx
layers, this meant we had to use a dry Cl etch to etch the
bulk of the depth of the vias before finishing with a wet
etch. Metallic layers were deposited using electron-beam
evaporation at room temperature and subsequent lift-off
in a solvent.
The first design, with a thick dielectric separating the
two gate layers, has been fabricated with two different
dielectrics. For the results of Fig. 5a-b in the main text,
plasma-enhanced chemical vapor deposition (PECVD) of
360 nm of SiO2 as dielectric was used, which was found
to introduce phase-noise during capacitance-bridge mea-
surements. We have also fabricated devices with 366
nm of plasma-enhanced atomic layer deposition (ALD)
grown AlOx dielectric (optical image in Fig. S 1a). Al-
though these devices had less phase-noise, they showed
large top gate hysteresis, rendering them practically im-
possible to measure with (Fig. S 1b). Furthermore, etch-
ing small vias through such a thick layer of alumina is
very cumbersome. All devices of the first design had low
yield in wire-bonding because of poor adhesion of the
dielectric layers to the GaAs surface.
An overview of the fabrication steps for realizing
double-layer gate devices with aluminum gates (second
ii
design) is given below. See Fig. S 2a for schematic side
views of the process and Fig. S 2e for the top view of a
finished device.
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Figure S 1. (a) Optical image of a device cell of the first
design with a 366 nm thick AlOx dielectric layer. Top left
and bottom right squares are ohmic contacts, which could
have also been fabricated on the back side of the wafer. The
other squares are three double-gate devices and one single-
gate device, each with two bond pads. Contacting the grid
layer underneath the dielectric is done using etched vias. (b)
Capacitance as a function of back gate for a device from (a),
showing hysteresis as function of either top or back gate volt-
age (shown).
• Ohmic contacts - spin PMMA 495K A8 resist at
6000 rpm - bake 15 min at 175 ◦C (400 nm) - lithog-
raphy - development 60 s in 1:3 MIBK/IPA - wet
etch of 180 nm in diluted Piranha - evaporation of
5/150/25 nm Ni/AuGe/Ni - lift-off in acetone and
IPA rinse - anneal 60 s at 440 ◦C in forming gas.
• Mesa etch - spin PMMA 495K A8 resist at 6000
rpm - bake 15 min at 175 ◦C (400 nm) - lithography
- development 60 s in 1:3 MIBK/IPA - wet etch of
700 nm in diluted Piranha - sputtering 700 nm of
SiO2 - lift-off in acetone and IPA rinse.
• Bridges - spin PMMA 495K A8 resist at 6000 rpm
- bake 15 min at 175 ◦C (400 nm) - lithography
- cross-link PMMA strips through electron beam
overdose at 25 mC/cm2. These sections act as
bridges over which the leads will connect sample
mesa and bond pad regions.
• Connection pads and markers - spin PMMA 495K
A8 resist at 6000 rpm - bake 15 min at 175 ◦C
(400 nm) - lithography - development 60 s in 1:3
MIBK/IPA - evaporation of 10/50 nm Ti/Au - lift-
off in acetone and IPA rinse. These sections act
either as markers or as pads that will be contacted
on the top both by the Al gates and the leads con-
tacting the bond pads. We found these thin layers
of metal to be the most robust way to make an elec-
trical connection (typically several Ohm) between
the Al gates and the Au bond pads.
• Grid gate - spin CSAR 62.04 resist at 5000 rpm -
bake 3 min at 150 ◦C (72 nm) - lithography - devel-
opment 70 s pentyl acetate and 60 s 1:1 MIBK:IPA
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Figure S 2. (a) Overview of the fabrication process for over-
lapping gates. Note that the top gate bondpad is not shown in
this view, and that the mesa and bridge steps are shown added
to the same figure. (b) Electron micrograph of a kagome-type
lattice fabricated using the same lift-off recipe as used for the
square grids, with 5/15 nm Ti/Au. Note that for non-square
lattice such as this, a different lattice is imposed on the 2DEG
depending on the polarity of the voltage difference between
the grid and top gate. (c) Electron micrograph of a 5/15 nm
Ti/Au dice-type lattice gate. (d) Electron micrograph at the
edge of a square 100 nm pitch grid, showing the overdosed
’frame’ that is used to counter proximity effect induced inho-
mogeneity effects at the edge of the grid. (e) Optical image
of a device cell containing two ohmic contacts at top left and
bottom right as well as a single-gate device on the top right
and three double-gate devices. The dielectric-filled etched re-
gion that separates the device mesa from the bonding pads is
visible in green.
- evaporation of 20 nm Al - lift-off in NMP at 70
◦C using soft ultrasound excitation for 4 hrs and
subsequent acetone and IPA rinse - oxidation in 20
min at 200 ◦C at 100 mTorr and 300 W RF power
using the remote plasma of an ALD machine. We
have optimized the lithographic sequential writing
such that a 200 µm x 200 µm grid is written in one
go and at under a minute, avoiding stitching er-
rors and reducing the effect of drift (typically sev-
eral tens of nm/min). We have done this by di-
rect programming of an iterative sequence that the
e-beam follows in writing the grid instead of the
standard procedure of converting a design file (in
this case a large square grid) to an e-beam lithog-
raphy file using BEAMER software. Furthermore,
we add a 200 nm thin frame around the grids whose
overdose is chosen to counter proximity edge effects
iii
(Fig. S 2d). Note also that we found the conflict-
ing requirements of high resolution and undercut
required for lift-off to be best served using a single
layer CSAR62 resist. Finally, we find feature size,
yield and reproducibility to be limited by the grain
size of the evaporated Al, instead of by the resist
mask or lithography process. To achieve a smaller
grain size, we used a fast Al evaporation rate of
0.2 nm/s. As such, Ti/Au but especially Ti/AuPd
gates are easier to fabricate than Al gates but they
cannot be oxidized and would require actual de-
position of a dielectric. Also note that the lift-off
based fabrication of grids allows for different lattice
types to be made, see Fig. S 2b-d.
• Top gate - spin PMMA 495K A8 resist at 6000 rpm
- bake 15 min at 175 ◦C (400 nm) - lithography -
development 60 s in 1:3 MIBK/IPA - evaporation
of 50 nm Al - lift-off in acetone and IPA rinse.
• Bonding pads - spin OEBR-1000 (200cp) lift-off re-
sist at 3500nm - bake 30 min at 175 ◦C (500 nm) -
spin PMMA 950K A2 resist at 2000 rpm - bake 10
min at 175 ◦C (90 nm) - lithography - evaporation
of 50/200 nm Ti/Au - lift-off in acetone and IPA
rinse.
C. Conversion from capacitance to density of states
In calculating density of states from capacitance data,
we follow a procedure described before17. We model the
system as a parallel plate capacitor made up of the top
and bottom gates, with the potential for added charges
at the location of the quantum well, as sketched in Fig. S
3. As a start, Chigh/low are measured as function of gate
voltages and magnetic field values (Fig. S 4a). Note that
the heterostructure stack is designed to keep the tunnel
frequency in the middle of the experimental measurement
window (Fig. 4a-b in the main text): below 1 kHz signal
to noise ratio declines (mainly because of the 1/f noise of
the first transistor in the amplification chain) and above 2
MHz systematic errors occur (we find asymmetric cross-
talk between the two excitation signals and the second
transistor in the amplification chain).
The total voltage difference over the de-
vice is a combination of the electric fields
V = Vback − Vtop = E1(w + d) + E2d, which
in turn depends on the charges on the plates as
V =
σtop(w+d)
 +
σQWd
 . The total capacitance, which is
the one measured at low enough frequencies, is defined
as Clow =
∂Q
∂V = A
∂σtop
∂V =
A
w+d − dAw+d ∂σQW∂V + small
terms that depend on changing distances and which
we ignore. The first term describes the bare capacitor,
and is therefore equal to the total capacitance measured
at high frequencies: Chigh =
A
w+d . The second term
is the one of interest. It describes changes between
the capacitance measured at low and high frequency
because of the addition of charges in the quantum well,
which allows us to infer changes in electron density using
∂n
∂V = − 1e ∂σQW∂V = 1eA w+dd (Clow − Chigh) (Fig. S 4b).
Vtop Vback < Vtop
σtop σQW
E1 E1 + E2
dw
σbottom
Figure S 3. Schematic representation of the device as a paral-
lel place capacitor of distance w+d with an inserted quantum
well at a distance d from the back gate. When the DOS at
the quantum well is nonzero, charges can build up.
The voltage required to change the Fermi level EF of
the quantum well can be found using a similar deduc-
tion to the one described above, and is described by
a voltage-dependent lever arm α ≡ −e ∂V∂EF . We find
the lever arm by following the dependence of the Fermi
level in the quantum well through changes in the elec-
tric field as ∂EF∂V = −ew ∂E1∂V = −e
(
w
w+d +
e

wd
w+d
∂n
∂V
)
(Fig. S 4c). The first term describes how the Fermi
level of a gapped system in the quantum well (δn = 0)
changes with bias as expected given its relative location
w
w+d between the plates of a simple parallel plate capac-
itor (Fig. S 4c). It is the second term that encompasses
the electron filling, showing the lever arm to increase
when charges can be added to the quantum well (af-
ter accumulation this becomes the dominant term, see
Fig. S 4b). Given the above expressions for density
and Fermi level changes as function of gate voltage, we
can define the density of states in the 2DEG through
DOS = ∂n∂V
∂V
∂EF
= 1e2A
w+d
d α (Clow − Chigh) (Fig. S 4d).
As indicated by changes in Chigh in Fig. S 4a, the dis-
tances describing the system are non-static with gate
voltage. In the case of (w + d), this is most likely due
to back gate charges populating part of the spacer layer
as the electric fields bend the conduction band edge, in-
deed increasing Chigh for more negative back gate volt-
ages. The exact location of the charges in the quan-
tum well and related distance d, however, we cannot di-
rectly infer from an independent measurement. As a first
guess, the growth distances combined with the (w + d)
extracted from Chigh suffices. A better estimate can be
made using the known linear degeneracy of Landau lev-
els with magnetic field, nLL =
2eB
h (Fig. S 4b). To
obtain the best possible calibration, however, we com-
pensate for any further dependence of the relative quan-
tum well position on back gate voltage by pegging the
0 T DOS after accumulation to the expected value of
m
pi~2 ≈ 2.8 × 1013 eV−1cm−2 (Fig. S 4d), and use this
calibration for nonzero magnetic field values.
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Figure S 4. (a) Capacitance as function of back gate bias at
0 T (red), 0.75 T (green) and 1.5 T (blue), both below and
above the tunnel frequency. Top gate is kept constant for
all measurements as it is serves as the bridge point, which is
also directly contacted to the gate of the first transistor in
the amplification chain. (b) Density as function of back gate
bias. As the system becomes more gapped between Landau
levels at higher fields, steps start to form in the graph that
indicate the filling of distinct levels at well-defined densities.
(c) Lever arm as function of back gate bias. Note that the
quantum capacitance of a large density of states in the 2DEG
increases the voltage required to change the Fermi level, as
expected. At zero density of states, however, the lever arm is
simply the geometric ratio expected from the relative location
of the quantum well between the top and bottom gate. (d)
Density of states as function of the Fermi energy, which is the
integrated lever arm. We choose zero in energy to lie close to
accumulation.
